10/676,569

Amendment Dated:

February 5, 2007

Reply to Office Action of:

November 3, 2006

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

MTS-3463US

Listing of Claims:

(Currently Amended) A printed circuit board having: 1.

a multilayer substrate;

a via hole penetrating said multilayer substrate;

a surface wiring wired on the surface of said multilayer substrate and connected to a first end which is one end of said via hole;

at least one inner layer wiring formed inside said multilayer substrate and connected to a portion other than upper and lower ends of a conductive part of said via hole; and

a current-carrying element connected to a second end having no said surface wiring connected thereto on an opposite side to said first end of the conductive part of said via hole, and wherein:

wherein_said current-carrying element has an electrical length by which a value of an impedance at a predetermined frequency is larger than a predetermined value on seeing said current-carrying element side from a first connection point closest to said second end, of the connection points between said inner layer wiring and the conductive part of said via hole, and wherein said predetermined value is the value of the impedance at the predetermined frequency on seeing said second end side from said first connection point in the case where said current-carrying element does not exist, such that a resonance of a portion of the via hole located between the current-carrying element and the lower end of the conductive part of the via hole is eliminated at the predetermined frequency,

MTS-3463US

Application No.: Amendment Dated: Reply to Office Action of: 10/676,569 February 5, 2007 November 3, 2006

and wherein a part of said current-carrying element is formed by a conductive part of at least one additional via hole, thereby to permit the current carrying element to be shortened.

- 2. (Original) The printed circuit board according to claim 1, wherein the total of the electrical length from said first connection point to said second end and the electrical length of said current-carrying element is substantially n/2 times (n is a natural number) a wavelength corresponding to said predetermined frequency, and the end of said current-carrying element is open.
- 3. (Withdrawn) The printed circuit board according to claim 1, wherein the total of the electrical length from said first connection point to said second end and the electrical length of said current-carrying element is substantially (2n 1)/4 times (n is a natural number) a wavelength corresponding to said predetermined frequency, and the end of said current-carrying element is grounded.
- 4. (Original) The printed circuit board according to any one of claims 1 to 3, wherein a part of said current-carrying element is formed by a chip inductor.
- 5. Cancelled.
- 6. (Currently Amended) The printed circuit board according to any one of claims 1 or 2 to 3, wherein a shape of said current-carrying element is substantially a sector.
- 7. (Currently Amended) The printed circuit board according to claim 1 A printed circuit board having:


 a multilayer substrate;

 a via hole penetrating said multilayer substrate;

 a surface wiring wired on the surface of said multilayer substrate and connected to a first end which is one end of said via hole;

Application No.:
Amendment Dated:
Reply to Office Action of:

10/676,569 February 5, 2007 November 3, 2006



said surface wiring is a differential signal line, and one end of said differential signal line is connected to the first end of said via hole and the other end of said differential signal line is connected to one end of said other via hole;

at least one inner layer wiring is connected to a portion other than upper and lower ends of the conductive part of said other via hole;

a current-carrying element other than said current-carrying element is connected to the other end of said other via hole;

of the conductive part of said via hole, the total of the electrical length from said first connection point to said second end and the electrical length of said

Application No.: Amendment Dated: Reply to Office Action of: 10/676,569 February 5, 2007 November 3, 2006

current-carrying element is substantially (2n - 1)/4 times (n is a natural number) a wavelength corresponding to said predetermined frequency;

of the conductive part of said other via hole, the total of the electrical length from the connection point closest to said other end to said other end of the connection points to said inner layer wiring and the electrical length of said other current-carrying element is substantially (2n-1)/4 times (n is a natural number) the wavelength corresponding to said predetermined frequency; and

the end of said current-carrying element and the end of said other current-carrying element are mutually connected.

- 9. (Withdrawn) A printed circuit board having:
 - a multilayer substrate;
 - a via hole penetrating said multilayer substrate;
- a surface wiring wired on the surface of said multilayer substrate and connected to a first end which is one end of said via hole;
- at least one inner layer wiring formed inside said multilayer substrate and connected to a portion other than upper and lower ends of a conductive part of said via hole; and
 - a series circuit of a resistor and a capacitor, and wherein:

said series circuit is connected, of the conductive part of said via hole, between a second end having no said surface wiring connected thereto on an opposite side to said first end and a first connection point closest to said second end, of the connection points between said inner layer wiring and the conductive part of said via hole.

10. (Withdrawn) The printed circuit board according to claim 9, wherein said resistor is a chip resistor connected to said second end;

Application No.:

10/676,569

Amendment Dated:

February 5, 2007

Reply to Office Action of:

November 3, 2006

said capacitor is formed by said inner layer wiring or inner layer pattern and a

land as electrodes and a part of said multilayer substrate as a dielectric; and

said inner layer wiring or inner layer pattern is connected to said first

MTS-3463US

connection point, said land is formed on a surface on which said second end exists

and is connected to said chip resistor, and a part of said multilayer substrate is

formed by being sandwiched between said inner layer wiring or inner layer pattern

and said land.

(Withdrawn) A buildup substrate having the printed circuit board according to 11.

claim 1 and a substrate layer of at least one layer formed on said printed circuit

board.

12. Cancelled.

13. (Withdrawn) A method of manufacturing a printed circuit board, comprising:

forming a conductive via hole penetrating a multilayer substrate, wherein a

first end of the via hole is connected to a surface wiring, and a second end of the via

hole has no surface wiring connected thereto;

forming a first connection point inside the multilayer substrate between the

conductive via hole and a portion other than said first and second ends; and

connecting a series circuit of a resistance and a capacitor between the

second end of the via hole and the first connection point of the via hole closest to

said second end.

(Withdrawn) An electronic device having the printed circuit board according 14.

to claim 1 and electronic components mounted on the surface of or inside said

printed circuit board.

Page 6 of 9